FIG. 1







FIG. 2







ĭĞ.

## CONTROL SIGNAL GENERATION CIRCUIT AND DATA TRANSMISSION CIRCUIT HAVING THE SAME

FIG. 5

LEAD	DELAY (BIT TIME)	s1	s01	s02	s0	rresetnn	SELECT
wclk	0~1	0	1	0	1	r2	FALLING EDGE
	1~2	0	0	0	0	r1	RISING EDGE
rclk	0~1	1	1	0	1	r3	RISING EDGE
	1~2	_ 1	. 1 .	1	0	r4	FALLING EDGE




FIG. 7




FIG. 8

